

Digitized by the Internet Archive in 2013

http://archive.org/details/designofdigitalc287fink

Iller no asecort No. 287 510101 Cop 2



DESIGN OF DIGITAL COMPUTER CIRCUITS USING A BASIC LOGIC CELL

12/2

by

Harvey Allen Finkelstein

May 24, 1968

THE LIBRARY OF THE

NOV 9 1972



UNIVERSITY OF ILLINOIS AT URBANA-CHAMPAIGN

DEPARTMENT OF COMPUTER SCIENCE · UNIVERSITY OF ILLINOIS · URBANA, ILLINOIS

Report No. 287

DESIGN OF DIGITAL COMPUTER CIRCUITS USING A BASIC LOGIC CELL*

by

Harvey Allen Finkelstein

May 24, 1968

Department of Computer Science University of Illinois Urbana, Illinois 61801

*Submitted in partial fulfillment of the requirements for the Degree of Master of Science in Electrical Engineering.

510,84 Il 62 2.287-212

ACKNOWLEDGEMENT

The author wishes to express his gratitude and to thank his advisor Professor Sylvian R. Ray, Myrna Selivonchick for typing the manuscript, John Otten for preparing the diagrams, and the Digital Computer Laboratory for the reproduction of this thesis, all of whose assistance in the preparation of this paper has been greatly appreciated.

TABLE OF CONTENTS

ACKNOWLEDGEMENT i					
LIST OF TABLES					
LIS	TOF	FIGURES	vi		
1.	INTR	ODUCTION	l		
2.	CUTP	OINT CELL	3		
	2.1	Cell Design	3		
	2.2	Coding	3		
	2.3	Logic Implementation	3		
	2.4	Advantages and Disadvantages	3		
3.	SQUA	RE CELL	6		
	3.1	Cell Design	6		
	3.2	Coding	6		
	3.3	Logic Implementation	10		
	3.4	Advantages and Disadvantages	20		
4.	HEXAGONAL CELL				
	4.1	Cell Design	22		
	4.2	Coding	22		
	4.3	Logic Implementation	25		
	4.4	Advantages and Disadvantages	25		
5.	EXAM	PLES OF THE USE OF CELLULAR LOGIC	30		
6.	SUMM.	ARY AND CONCLUSIONS	52		
REFERENCES					
APPENDIXA					
APPENDIX B					

Page

LIST OF TABLES

l.	Cutpoint Cell Coding	4
2.	Square Cell Controls	8
3.	Hexagonal Cell Controls	24

LIST OF FIGURES

Figure

1.	Square Cell Block Diagram	7
2.	Square Cell Input-Output Decision Logic	11
3.	Square Cell Function or Complement Decision Logic	12
4.	Square Cell Basic Functions Generation	13
5.	Square Cell Right Output Function Selection	14
6.	Square Cell Left Output Function Selection	15
7.	Square Cell Bottom Output Special Functions Generation and Selection	16
8.	Square Cell Bottom Output Basic Functions Selection	17
9.	Square Cell Flip-Flop Logic	18
10.	Address Logic	19
11.	Address Logic Flip-Flop	21
12.	Hexagonal Cell Block Diagram	23
13.	Hexagonal Cell Function or Complement Decision Logic	26
14.	Hexagonal Cell Function Generation and Selection Part a	27
15.	Hexagonal Cell Function Generation and Selection Part b	28
16.	Hexagonal Cell Flip-Flop Logic	29
17.	Square Cell Register and Counter	31

Page

18.	Hexagonal Cell Register and Counter	32
19.	Cutpoint Cell Four Stage Shift Register	33
20.	Square Cell Three Variable Decoder	34
21.	Hexagonal Cell Three Variable Decoder	35
22.	Cutpoint Cell Three Variable Decoder	36
23.	Square Cell Nines Complement Circuit	37
24.	Hexagonal Cell Nines Complement Circuit	38
25.	Cutpoint Cell Nines Complement Circuit	39
26.	Square Cell Translator From Binary-Coded Decimal to Two-Out-of-Five	40
27.	Hexagonal Cell Translator From Binary-Coded Decimal to Two-Out-of-Five	41
28.	Cutpoint Cell Translator From Binary-Coded Decimal to Two-Out-of-Five	42
29.	Square Cell Example A	43
30.	Hexagonal Cell Example A	44
31.	Cutpoint Cell Example A	45
32.	Square Cell Example B	46
33.	Hexagonal Cell Example B	47
34.	Cutpoint Cell Example B	48
35.	Square Cell Example C	49
36.	Hexagonal Cell Example C	50
37 •	Cutpoint Cell Example C	51

1. INTRODUCTION

At present, many digital circuits are built using modules containing two or three NAND gates, NOR gates, or a single flip-flop. The result is that a great many of these modules are usually required to obtain a desired logical function. If these various gates could be combined into a single module or cell capable of performing a large number of operations, dimensional requirements of circuits incorporating these cells would be reduced. Size limitation is extremely important, for example, in digital circuits required in rockets, missiles, and satellites. Therefore, if this multipurpose cell could be designed and constructed at a reasonable cost, a new method of logic design could result.

To achieve the objective of a universal logic cell, a method termed cutpoint logic had been devised. A cutpoint cellular array is a two-dimensional rectangular arrangement of square cells, each of which has binary inputs on the top and left edges and outputs on the bottom and right edges. Each cell is interconnected with neighboring cells, and it is specialized by a set of binary constants that are termed cutpoints.* Although this cellular arrangement represents a step forward in obtaining a reduction in the size of digital circuits, it will be shown in this paper to have several disadvantages. Therefore, two new types of universal cells, the square cell and the hexagonal cell, have been designed to eliminate the failings of the cutpoint cell.

^{*}Minnick, R.C., "Cutpoint Cellular Logic", IEEE Transactions on Electronic Computers, December 1964.

The square cell has one fixed input, one fixed output, and two lines that could be programmed either way. The hexagonal cell has three fixed inputs and three fixed outputs. While the cutpoint cell can output only functions of two variables, the other two cells yield many of the functions of three variables.

In this thesis, it is suggested that the various cells be programmed by placing an address register in each cell. Microwelding or separate lines could be employed but it will take more extensive examples to justify their use. The addressing will be most efficient if done by a computer. At this time, however, an algorithm to program the hexagonal or square cell has not been found and programming must be done by hand.

The individual cells consist of integrated chips containing NAND and NOR gates and inverters. The number of gates placed on a chip has been limited to 200 which is about the range of our present technology.

Finally, the proposed saving in space and cost requirements are illustrated by various examples of cellular networks. A summation of the number of cells used in applying each of the three methods to specific examples shows that 50% more cells are needed in the cutpoint cases.

Thus, this thesis will attempt to open up a new area in the design of digital computer circuits. By expanding on these methods, cells of different shapes or designs using layers of cells could prove to be even more practical. The final result of the work in this area should be most interesting.

2. CUTPOINT CELL

2.1 Cell Design

The cutpoint cell is a square shaped cell employing two inputs and two outputs. The right output line is tied directly to the left input line. The bottom output yields one of eight functions of two variables or a flip-flop output function.

2.2 Coding

The cell coding and functions performed, determined by a four bit code, are shown in Table 1. No method of addressing each cell other than with 4 switches is given in Mr. Minnick's article. A scheme, however, consisting of a 4 bit register plus the appropriate addressing logic could be used. This is the same method suggested for the hexagonal and square cells and can be found by referring to Sections 3.1 and 3.3.

2.3 Logic Implementation

Two different designs for a cutpoint cell, a resistor-transistor realization and a diode-transistor realization, are given in Mr. Minnick's paper. Hardware design for the cutpoint cell will not be discussed since the cutpoint cell will be shown to be inferior, in a sense to be discussed in the following pages, to the other cells.

2.4 Advantages and Disadvantages

The obvious advantage of designs utilizing cutpoint cells, as well as the hexagonal and square cells to be discussed in the remaining sections, is that many functions are formed in one module. In the cutpoint cell, 8 functions of two variables and a flip-flop function can be performed without using a large number of individual

TABLE 1: CUTPOINT CELL CODING*



NAND and NOR gates and inverters. The advantage the cutpoint cell has over the square and hexagon is that an algorithm exists to program the required function. This is done by forming each component of the function in an individual column and then gathering up the parts in the last row.

The main disadvantage of the cutpoint cell stems from the large number of cells needed in the programming scheme. Most arrays designed to yield a specific function have as many columns as terms in the function and have one more row than the number of input variables used. Thus, a function

$$f = x_1 x_3 x_4 + x_1 x_2 x_5 + \overline{x_1} x_5 + x_2 x_6$$
(2.1)

would be made up in a 4x7 array. Mr. Minnick states that "the synthesis of an arbitrary n-variable combinational switching function is shown to require a cutpoint array n+l cells high and no more than 2^{n-2} cells wide."* Simplifying the function usually does not work in the cutpoint case since input variables are usually restricted to a single individual row and cannot be added in a subsequent row. Another shortcoming of this cellular method is that it needs two cells just to form all of the functions of two variables whereas all of the functions of three variables are performed by two hexagonal or square cells.

^{*}Minnick, R.C., loc. cit.

3. SQUARE CELL

3.1 Cell Design

A block diagram of a square cell is illustrated in Figure 1. The upper righthand corner shows the address elements, a register control and a 16 bit shift register that sets the cell to the function desired. The number next to the individual blocks indicate which bits control that block and the path that the inputs follow through the cell are shown by the directed lines. Further explanation of this block diagram follows in the next section on coding.

3.2 Coding

The coding of the square cell is shown in Table 2.

The first decision is whether the input T_i is complemented or not and setting q_1 accordingly. Control bits q_2 and q_6 determine whether the sides are inputs and/or outputs and if the sides are not both outputs, the input(s) is either complemented or left alone. Once these preliminaries are completed, the desired output functions are formed. If L is an output, the desired result is obtained by setting q_7 , q_8 and q_9 to the proper values. There are 7 possible output functions on this line of which one combination q_7 : 1, q_8 : 1, and q_9 : 0 is set aside to provide more combinations of three inputs on output line B_o. There are two sets of output functions available on the B_o line. The B functions are similiar to the functions provided on the R_o and L_o lines while the A functions are different functions of three variables. The functions

$$(L+\overline{L}) (T+\overline{T}) (R+\overline{R}) + (\overline{L}+L) (\overline{T}+T) (\overline{R}+R)$$
(3.1)

 $L(T\Theta R) + \overline{L}(T+\overline{T}) (R+\overline{R})$ (3.2)

 $L(\overline{T\Theta R}) + \overline{L}(T+\overline{T}) (R+\overline{R})$ (3.3)

and



q <mark>1</mark> :	l O	Ti Ti							
q ₂ :	l O	Ri Ro							
₫6 :	l O	Li Lo							
₫6 :	l	g ₇ :	0 1	Li Li					
q2 :	l	q ₃ :	0 1	Ri Ri			I	FUNCTIONS GENERATED	В
م ح:	0	g ₇ :	0 0 0 1 1 1	₫ <u>8</u> °	0 1 1 0 0 1	gy:	0 1 0 1 0 1 0	Lo: 1 $(T+\overline{T}) \oplus (R+\overline{R})$ $(T+\overline{T}) + (R+\overline{R})$ $(T+\overline{T}) (R+\overline{R})$ O $R+\overline{R}$ USE q_14 q_{15} q_{16} $T+\overline{T}$	
9 ₁₄ :	l	q ₁₅ :	l	^q 16 [:]	l	FUNCI	IONS (GENERATED B	
911:	0 1 1 0 0	9 ₁₂ :	0 1 0 1 0 1	d10:	0 0 0 1 1 1	Bo: (T+ (T+ (T+	$1 \overline{T} = 0 (L - \overline{T}) + (L - \overline{T}) + (L - \overline{T}) (L + \overline{T}) (L + \overline{T}) (L + \overline{T}) R + \overline{R} Li + \overline{Li}$	+Ē)⊕(R+R) +Ē)+(R+R) 5)(R+R)	
	1		ſ		1		T + T		
TABLE 2: cont'd

								FUNCTIONS	GENERATED	В	
ايد	0	q _s :	0	q ₁ :	0	q_: (0	Ro:	l		
-		9	0		0		1	$(T+\overline{T})$)⊕(L+ <u>L</u>)		
			0		l	(0	(T+T))+(L+ <u>L</u>)		
			0		l	:	1	$(T+\overline{T})$)(L+ <u>L</u>)		
			l		0	(0		0		
			l		0	:	1	$(T+\overline{T})$)⊕(L+ <u>L</u>)		
			l		l		0		L+L		
			l		l	:	l		$T+\overline{T}$		
۹ _{1 २} :	l	L+L:	l	$T+\overline{T}$:	1	Bo:	0	Ro:	l		
- 2			0		l	:	l		0		
			l		0	OUTPUT :	IS	THE SAME			
			0		0	AS PREV	IOI	JS OUTPUT			
9 ₇ :	l	98:	l	٩ ₉ :	0						
910:	0	9 ₁₁ :	0	q ₁₂ :	0	FUNCIIO	FUNCTIONS GENERATED A				
9 <u>1</u> 4:	0	9 ₁₅ :	0	q16:	0	Bo: (<u>L</u> +(L	Bo: $(\underline{L}+\overline{L})(\underline{T}+\overline{T})(\underline{R}+\overline{R})$ $+(\overline{L}+L)(\overline{T}+T)(\overline{R}+R)$ $(R+\overline{R})(T+\overline{T})+(L+\overline{L})$				
	0		0		l	(R-					
	0		l		0	[(:	L+]	\overline{L} +(T+ \overline{T})] ($(R+\overline{R})$		
	0		l		l	[(:	R+]	\overline{R} +(T+ \overline{T})] ((L+ <u>L</u>)		
	l		0		0	L(TƏI	$R) + \overline{L}(T + \overline{T}) (I$	R+R)		
	l		0		l	L(Τ θ Ι	\overline{R})+ \overline{L} (T+ \overline{T})(I	R+R)		
	l		l		0	[(]	R+]	$\overline{R} \oplus (T+\overline{T})] $	$(L+\overline{L})$		
	l		l		l		1				

are included since three cells would otherwise be needed to form these functions. Each of the 256 functions of three variables can be placed in one of 22 different categories of similar functions as listed in Appendix B. Therefore, the remaining function was chosen from the classes of functions of three variables with the most members. If R is an output, the R functions are formed using control bits q_3 , q_4 and q_5 . Finally, if the cell is to be used as a flipflop, q_{13} is set as a "1", and the left input is the flip-flop set, the top input is the trigger and B and R are the outputs.

3.3 Logic Implementation

Square cells are designed with the NAND and NOR gates and inverters of Appendix A built onto a single chip or cell. Figure 2 illustrates the decision logic used to set inputs and outputs while Figure 3 shows the logic used to complement the input variables. The three basic functions, the "AND", the "OR", and the "EXCLUSIVE-OR", are formed in Figure 4. Figure 5 contains the right output function selection logic while Figure 6 is for the left output. The special functions are shown in Figure 7 and their selection logic is pictured in Figure 8. Since there is also a flip-flop in each cell, Figure 9 was included.

Finally, there is a need to program the individual cell. Since these cells must be identical, this addressing is accomplished by means of a 16 bit shift register shown in Figure 10. Three of the 4 lines attached to each cell are common to every other cell. The fourth, Inhibit, is used to differentiate between cells. A computer is assumed as the source of the 16 bit groups that control each cell's specific function. As each cell's turn to be programmed occurs, the computer would lift the level on the Inhibit line from Ov. to +4v.



FIGURE 2. SQUARE CELL INPUT-OUTPUT DECISION LOGIC.











FIGURE 6. SQUARE CELL LEFT OUTPUT FUNCTION SELECTION.



FIGURE 7. SQUARE CELL BOTTOM OUTPUT SPECIAL FUNCTIONS GENERATION AND SELECTION.

16



FIGURE 8. SQUARE CELL BOTTOM OUTPUT BASIC FUNCTIONS SELECTION.



FIGURE 9. SQUARE CELL FLIP-FLOP LOGIC

.



FIGURE 10. ADDRESS LOGIC

and the 16 bits would be shifted in by the continuously running trigger. The Clear line sets the shift register of Figure 11 back to all zeros.

Of course, it is not essential that the square cell, as well as the hexagonal cell to be discussed in the next section, have the internal programming depicted in the above paragraph. This was only one of several possible methods. Another is that a register be employed outside the cells in a separate unit. In fact, individual lines to each cell could even replace the registers. Actually, the number of cells used in the computer elements would probably dictate the choice of the type of cell programming.

3.4 Advantages and Disadvantages

The advantage of the square cell over the cutpoint cell is that many more functions can be formed in one cell. Only 8 of the 16 functions of two variables can be performed using a cutpoint cell while with one square cell, 152 of the 256 functions of three variables can be constructed. Appendix B gives a listing of the functions that can be made with one cell and those that take two cells. Included in those that need only one cell are, of course, all of the functions of two variables. Thus, the many more functions that this cell provides results in fewer cells used in digital circuits.

The saving in the number of cells used is obtained by simplifying the function involved. This, however, yields no simple scheme to program the cells. For a programmer, though, the job of setting up the cell pattern and programming them does not appear to be too difficult. Also, further investigation could probably yield a method in which a computer would be utilized to determine the individual cell settings.

FLIP-FLOP



FIGURE II. ADDRESS LOGIC FLIP - FLOP.

21

4. HEXAGONAL CELL

4.1 Cell Design

The hexagonal cell's block diagram is shown in Figure 12. The address elements are the same as for the square cell and can be found by referring back to Figures 1, 10 and 11. There are three fixed inputs and three fixed outputs associated with this type of cell. One of the outputs is the same or the complement of one of the inputs while both the D and E output circuits are identical.

4.2 Coding

The coding for the hexagonal cell is listed in Table 3.

The first decision is whether or not to complement the inputs and then setting bits q_1 , q_2 and q_3 accordingly. In forming the functions involved, anywhere from none to all of the inputs may be needed. q_4 , q_5 and q_6 are used to inhibit the inputs used for the D output while q_{10} , q_{11} and q_{12} are used for the E output. Cell functions are selected using bits 7 to 9 for the D output and 13 to 15 for the E output. The functions

$$(A+\overline{A}) (B+\overline{B}) (C+\overline{C}) + (\overline{A}+A) (\overline{B}+B) (\overline{C}+C)$$
(4.1)

$$A(\overline{B} + \overline{A}) + \overline{A}(B + \overline{B}) (C + \overline{C})$$
(4.2)

and

$$A(B\Theta C) + \overline{A}(B+\overline{B}) (C+\overline{C})$$
(4.3)

which are the same as functions 3.1, 3.2 and 3.3, are included to avoid the necessity of using three cells to obtain these functions. The fourth function

$$((A+\overline{A}) + (B+\overline{B})) (C+\overline{C})$$
 (4.4)

was picked since it is the representative function of one of the



TABLE 3: HEXAGONAL CELL CONTROLS

 $q_1: O \overline{A} q_2: O \overline{B} q_3: O \overline{C}$ l A 1 B 1 С D OUTPUTS E OUTPUTS 94: 0 A INPUT INHIBITED q₁₀: 0 11 9₁₁: 0 11 q₅: 0 В С 11 11 q₆: 0 q₁₂: 0 $q_{14}: 0 q_{5}: 0 q_{6}: 0 q_{7}: 0$ q₁₀: 0 q₁₁: 0 q₁₂: 0 q₁₃: 0 0 1 1 1 9₁₃: 0 914: 0 915: 1 97: 0 q₈: 0 9: 1 0 0 1 0 1 0 +0 ⊕ l l 0 1 1 $O (A+\overline{A})(B+\overline{B})(C+\overline{C}) + (\overline{A}+A)(\overline{B}+B)(\overline{C}+C)$ 0 1 1 0 0 $[(A+\overline{A})+(B+\overline{B})](C+\overline{C})$ 1 0 l 1 0 1 $A(\overline{B\Theta C}) + \overline{A}(B + \overline{B})(C + \overline{C})$ 1 l 0 1 1 0 $A(B\oplus C) + \overline{A}(B + \overline{B})(C + \overline{C})$ l 1 1 1 1 1 q₁₆: 1 FLIP-FLOP 9: 1 A+A B+B $C+\overline{C}$ <u>E</u> D l 0 1 1 d 0 1 d l 0 1 0 d OUTPUTS SAME AS 0 0 d PREVIOUS OUTPUTS q₉: 0 0 0 l 0 l l 1 0 1 1 0 0 1 1 l 0 0 1 0 OUTPUTS SAME AS (PREVIOUS OUTPUTS

classes with the maximum number of members (24). The flip-flop is a Set-Reset flip-flop and is controlled by q_9 and q_{16} . When this type of operation is desired, D and E are the outputs while A is the set, C is the reset, and B is the trigger.

4.3 Logic Implementation

The implementation of the hexagonal cell is similar to that of the square cell. The function or complement decision logic is shown in Figure 13 while the D functions are formed and generated in Figures 14 and 15. The E functions are formed in exactly the same way except that the control bits are different. A Set-Reset flipflop is included and illustrated in Figure 16. Finally, the address logic used is the same as that for the square cell and can be found by referring back to Figures 10 and 11.

4.4 Advantages and Disadvantages

As for the square cell, the hexagonal cell can also produce all 256 functions of three variables using two cells. Of these, only 92 can be formed with one cell and would therefore indicate that a square cell would be the better cell. As the examples of Chapter 5 illustrate, however, the hexagonal cell usage results in the minimum number of cells. This is due to the fact that there are always three outputs and three inputs with the hexagonal cell. Thus, hexagonal cells, not requiring an input/output decision, have a more logical coding scheme and are easier to program.

The hexagon, as well as the square, have the disadvantage that if a variable is used in both output functions, either the variable or the complement is used but not both. This can be corrected in many instances by complementing the input of the adjoining cell rather than adding additional gates in each cell.








FIGURE 15. HEXAGONAL CELL FUNCTION GENERATION AND SELECTION PART b

FLIP-FLOP



FIGURE 16. HEXAGONAL CELL FLIP-FLOP LOGIC

5. EXAMPLES OF THE USE OF CELLULAR LOGIC

Since each of the three cells discussed in this thesis contain a flip-flop, binary counters and shift registers can be made by the proper combination of cells. Figures 17 and 18 show that the square method and the hexagon method use the same number of cells for a shift register while in Figure 19, the cutpoint method requires four times the number of cells.

Another common digital circuit is a three-variable decoder. Figures 20, 21 and 22, which are examples of this type of circuit, show that there are twice as many square cells and three times as many cutpoint cells used than hexagonal cells.

Figure 23 shows a nines complement circuit and the individual cell coding for the square cell method. Figures 24 and 25 are the hexagonal and cutpoint methods respectively.

A translator from binary-coded decimal to two-out-of-five circuit is shown in the next three figures (26, 27 and 28). As usual, the hexagonal array requires the least number of cells.

Further examples of using cellular logic to form functions that are used in digital work are shown in Figures 29 through 37. As before, the cutpoint arrays use the most cells in every case while the hexagonal method uses the least.



FIGURE 17. SQUARE CELL REGISTER AND COUNTER.



0-7 BINARY COUNTER



FIGURE 18. HEXAGONAL CELL REGISTER AND COUNTER.



FIGURE 19. CUTPOINT CELL FOUR STAGE SHIFT REGISTER.*

*Minnick, R.C., "Cutpoint Cellular Logic," p.696



SQUARE CELL THREE VARIABLE DECODER. FIGURE 20.

ł

34



FIGURE 21. HEXAGONAL CELL THREE VARIABLE DECODER.



FIGURE 22. CUTPOINT CELL THREE VARIABLE DECODER* * Minnick, R.C., "Cutpoint Cellular Logic," p.694



CODE	I	2	3	4	5	6	7	8	9	10	11	12	13	14-16
I	1			d	d	0	1	Ι				0	0	
2		I		d	d	0		0	I	0		0	0	
3	0	Ι		d	d	0			1	0	1	0	0	I
4	1	0	1	Ι	0	Ι		d	d	0		0	0	
5	Ι		0	d	d		0	d	d	1	1	0	0	
6	1	I	1	d	d	0		0	I	1	Ι	1	0	I

FIGURE 23. SQUARE CELL NINES COMPLEMENT CIRCUIT



FIGURE 24. HEXAGONAL NINES COMPLEMENT CIRCUIT.



FIGURE 25. CUTPOINT CELL NINES COMPLEMENT CIRCUIT *

* Minnick, R.C., "Cutpoint Cellular Logic," p.695.



FIGURE 26. SQUARE CELL TRANSLATOR FROM BINARY-CODED DECIMAL TO TWO-OUT-OF-FIVE.







 $\mathsf{W}_{1} = \overline{\mathsf{X}}_{3} \Big[\overline{\mathsf{X}}_{1} + (\overline{\mathsf{X}}_{2} \oplus \mathsf{X}_{4}) \Big] \qquad \mathsf{W}_{2} = \mathsf{X}_{1} \ (\overline{\mathsf{X}}_{2} + \overline{\mathsf{X}}_{3}) \qquad \mathsf{W}_{3} = \mathsf{X}_{2} \qquad \mathsf{W}_{4} = \mathsf{X}_{3} (\overline{\mathsf{X}}_{1} + \overline{\mathsf{X}}_{2}) + \overline{\mathsf{X}}_{1} \ \overline{\mathsf{X}}_{2} \ \overline{\mathsf{X}}_{4} \qquad \mathsf{W}_{5} \mathsf{X}_{4} + \mathsf{X}_{3} (\mathsf{X}_{1} \oplus \ \overline{\mathsf{X}}_{2} \oplus \mathsf{X}_{4}) \Big] = \mathsf{W}_{1} = \mathsf{W}_{2} = \mathsf{W}_{1} = \mathsf{W}_{2} = \mathsf{W}_{2}$



FIGURE 28. CUTPOINT CELL TRANSLATOR FROM BINARY-CODED DECIMAL TO TWO-OUT-OF-FIVE *

* Minnick, R.C., "Cutpoint Cellular Logic," p.696

 $f=\bar{x}_{1}\ \bar{x}_{3}x_{4}+\bar{x}_{1}\ x_{3}\ \bar{x}_{4}+x_{1}\ x_{3}\ x_{4}+x_{1}\ x_{2}+x_{2}+x_{2}+x_{2}+x_{2}+x_{2}+x_{3}+x_{1}\ x_{3}+x_{1}\ x_{3}+x_{1}\ x_{3}+x_{1}+x_{2}+x_{3}+$



16	-	-	-	-	-	-	
15	-	-	-	-	-	-	
4	0	-	-	-	-	-	
13	0	0	0	0	0	0	
12	0	0	0	0	σ	p	
=	0	-	-	0	p	p	
õ	0	-	0	-	p	p	
6	0	-	-	p	0	-	
8	-	-	-	p	-	-	
2	-	-	0	q	0	0	
9	-	0	0	0	0	0	
2	p	p	р	q	σ	ס	
4	þ	p	d	q	q	p	
n	-	-	-	-	-	0	
2	-	-	-	-	-	-	
-	0	-	-	-	-	-	
BLOCK	-	2	3	4	5	6	

FIGURE 29. SQUARE CELL EXAMPLE A

 $f = \overline{x}_1 \ \overline{x}_3 x_4 + \overline{x}_1 \ x_3 \overline{x}_4 + x_1 \ x_3 x_4 + x_1 \ x_2 + x_2 \ \overline{x}_3 = x_2 (x_1 + \overline{x}_3) + \overline{x}_1 (x_3 \oplus x_4) + x_1 \ x_2 \ x_3$



		_				
16	0	0	0	0	0	0
15	0	-	-	p	p	p
4	-	0	0	σ	p	p
3	0	0	-	σ	p	p
12	0	-	-	σ	p	ס
=	-	0	-	ס	p	ס
	0	-	-	ס	p	P
ი	-	0	p	-	0	0
ω	-	-	p	0	_	_
7	0	0	p	0	0	0
9	0	0	р		0	0
5	-	—	p	_	—	_
4	-	0	p	-	-	—
ю	σ	0	—	0	p	ס
2	-	—	—	-	-	-
-	-	—	0	_	_	
CELL	_	2	3	4	5	9

FIGURE 30. HEXAGONAL CELL EXAMPLE A
FIGURE 31. CUTPOINT CELL EXAMPLE A



 $\mathsf{f}=\overline{\mathsf{x}}_1\ \overline{\mathsf{x}}_3\ \mathsf{x}_4+\overline{\mathsf{x}}_1\ \mathsf{x}_3\ \overline{\mathsf{x}}_4+\mathsf{x}_1\ \mathsf{x}_3\ \mathsf{x}_4+\mathsf{x}_1\ \mathsf{x}_2+\mathsf{x}_2\ \overline{\mathsf{x}}_3=\mathsf{x}_4(\overline{\mathsf{x}_1\oplus\mathsf{x}_3})+\overline{\mathsf{x}}_1\ \mathsf{x}_3\ \overline{\mathsf{x}}_4+\mathsf{x}_1\ \mathsf{x}_2+\mathsf{x}_2\ \overline{\mathsf{x}}_3$

 $f = x_1 x_2 x_3 + x_1 \overline{x}_2 x_3 x_4 + x_1 x_2 \overline{x}_3 \overline{x}_4 + \overline{x}_1 \overline{x}_2 \overline{x}_3 \overline{x}_4 = x_1 x_3 x_4 + (\overline{x_1 + x_2}) (\overline{x_3 \oplus x_4})$



FIGURE 32. SQUARE CELL EXAMPLE B

46







FIGURE.34 CUTPOINT CELL EXAMPLE B

 $f = \overline{X}_{2} X_{4} X_{5} + X_{2} X_{3} X_{5} + \overline{X}_{1} \overline{X}_{2} \overline{X}_{3} \overline{X}_{4} + \overline{X}_{1} \overline{X}_{2} \overline{X}_{3} \overline{X}_{5} + X_{1} \overline{X}_{2} X_{3} \overline{X}_{5} = X_{5} (\overline{X}_{2} X_{4} + X_{2} X_{3}) + \overline{X}_{1} \overline{X}_{2} \overline{X}_{4} (\overline{X}_{3} + \overline{X}_{5}) + X_{1} \overline{X}_{5} + X_{3} \overline{X}_{5}$



FIGURE 35. SQUARE CELL EXAMPLE C





 $f = \overline{x}_2 x_4 x_5 + x_2 x_3 x_5 + \overline{x}_1 \overline{x}_2 \overline{x}_3 \overline{x}_4 + \overline{x}_1 \overline{x}_2 \overline{x}_4 \overline{x}_5 + x_1 \overline{x}_2 x_3 \overline{x}_5$



FIGURE 37. CUTPOINT CELL EXAMPLE C

6. SUMMARY AND CONCLUSION

Three types of cells, cutpoint, hexagonal, and square, were discussed in this thesis. Each of these designs were proposed to replace the large number of individual integrated chips that are in use today.

The cutpoint cell is the most primitive cell. Only half of the functions of two variables and a flip-flop function are obtainable from this cell. This results in cellular arrays for a n-variable function as large as n+l by 2^{n-2} cells. At present, though, this is the easiest module to program.

The square cell is the next step in refining this logical design technique. One fixed input, one fixed output, and two variable lines are employed in producing many of the functions of three variables. As a result, 56% less square cells than cutpoint cells are used in typical examples. Since no algorithm exists at present, programming these cells must be done by hand. Research into these programming requirements, however, may uncover a suitable computer algorithm. Also, new minimization techniques may reduce the number of cells needed to produce various functions and thus make programming easier.

The final step in the production of a new logic element is the hexagonal cell. Although this cell produces less functions than the square cell, its three fixed inputs and three fixed outputs yield arrays with 66% less cells than cutpoint arrays and 10% less cells than square cell arrays. Once again, an algorithm for a computer is needed to eliminate programming by hand.

A further improvement can be made in both the square and hexagonal cells by increasing the logic in each cell. At present around 200 gates are used in the design of the logic. Since this large number of logic elements appears to be the maximum that can be put on a chip at present, perhaps future innovation could increase this number. With the increased number of gates, however, goes an increase in the control bits, tending to complicate the program and preventing any substantial saving. The 16 bits used in the hexagonal and square cells were the minimum number of bits that would yield the necessary basic functions.

Although an internal shift register is included in each cell, it is by no means the only possible method. In fact, it might not even be the best way as future research may prove. Other suggestions for cell addressing would include external registers, microwelding, or even 16 individual lines per cell.

Finally, it is possible that shapes other than square or hexagonal would be more useful. Another area for investigation would be multilayer designs. In this case, the cells that comprise one layer may even be different in shape from those of the adjoining ones.

Thus, in this paper it has been shown that a single chip capable of performing various functions can be used as the basis for digital circuits. These cells would eliminate the large number of individual NAND and NOR gates and inverters that are presently encountered in this type of circuitry. As a result, the digital equipment could be smaller in size. Also, after an initial period, the cost per module would approach that of the individual integrated chips and would yield a substantial monetary saving. As a final comment on the advisability of using modular design, Mr. John Holland states:

"If the cost of production is largely set-up cost, it may be possible to produce complicated modules for what it presently costs to produce and assemble a few transistors. Should this happen, average use factor for individual elements is no longer a reasonable measure of overall machine efficiency."*

^{*}Holland, John H., "Iterative Circuit Computers: Characterization and Resume of Advantages and Disadvantages", in Spandorfer, L. M., Proc. of a Symposium on Microelectronics and Large Systems, p. 176.

REFERENCES

- 1. Minnick, R.C., "Cutpoint Cellular Logic", IEEE Transactions on Electron Computers, EC-13, Vol. 6, pp. 685-698, December 1964.
- The Staff of the Computation Laboratory, "Synthesis of Electronic Computing and Control Circuits", Harvard University Press, Cambridge, Mass., 1951, pp. 23-27.
- 3. Holland, John H., "Iterative Circuit Computers: Characterization and Resume of Advantages and Disadvantages", in Spandorfer, L. M., Proc. of a Symposium on Microelectronics and Large Systems, Spartan Books, Washington, D.C., 1965, pp. 175-177.
- 4. Hohn, Franz E., "Applied Boolean Algebra", Second Edition, The Macmillan Company, New York, 1966.



NAND	GATE	
A = OV,	B=OV,	C=+4V
A=OV,	B=+4V,	C= +4V
A=+4∨,	B= OV >	C=+4V
A=+4∨,	B=+4∨,	C=OV

	NOR	GATE	-
Δ=	ov,	B=OV,	C=+4 V
Δ =	ov,	B=+4V,	C=+4V
Δ=	+4V,	B=OV,	C=+4V
Δ=	+4V,	B=+4∨,	C=OV





APPENDIX B

Number of Cells Used to Form a Function of Three Variables

Class	Hexagonal Cell	Square Cell
0	l	1
1	. 1	l
2	1	l
3	2	1
4	1	l
5	1	l
6	2	2
7	1	l
8	1	l
9	2	2
10	2	.5
11	2	l
12	1	l
13	l	1
14	2	1
15.	2	2
16	2	2
17	l	1
18	2	2
19	2	2
20	1	1
21	1	1

APPENDIX B Cont'd

Summary of the 256 Functions of Three Variables

Class	Number of Functions	Representative Function
0	1	0
l	8	хуz
2	4	$xyz + \overline{xyz}$
3	12	x(y⊕z)
4	12	xy
5	8	x(y@z) + xyz
6	24	$xy + z\overline{xy}$
7	24	x(y + z)
8	6	х
9	8	yz + x(y + z)
10	24	$xy + \overline{x}z$
11	24	x⊕yz
12	2	x⊕(y⊕z)
13	6	x@y
14 14	24	x + yz
15	24	xy + (y⊕z)
16	8	yz + (x⊕yz)
17	12	х + у
18	12	x + (y⊕z)
19	4	(x@y) + (x@z)
20	8	x + y + z
21	l	l

APPENDIX B Cont'd

Functions of Three Variables

Class 0:	0	
Class 1:	xyz	xyz
	xyz	
	xyz	×
Class 2:	$xyz + \overline{xyz}$	
	$\overline{xyz} + x\overline{yz}$	
	xyz + xyz	
	$xy\overline{z} + \overline{xy}z$	
Class 3:	x(y@z)	$z(\overline{x \oplus y})$
	x(y@z)	$\overline{z}(x \oplus y)$
	x(y⊕z)	$\overline{z}(\overline{x \oplus y})$
	$\overline{\mathbf{x}}(\overline{\mathbf{y}\mathbf{\theta}\mathbf{z}})$	
	y(x⊕z)	
	y(x⊕z)	
	Ţ(x⊕z)	
	$\overline{y}(\overline{x \oplus z})$	
	z(x⊕y)	

Class 4:

xy $\overline{x}y$ $\overline{x}y$ yz $y\overline{z}$ $\overline{y}\overline{z}$ $\overline{y}\overline{z}$ xz $\overline{x}\overline{z}$ $\overline{x}z$ $\overline{x}\overline{z}$

xy

Class 5:

x(y⊕z)	+ xyz
x(y⊕z)	+ xy z
x(y@z)	+ xyz
x(y⊕z)	+ xyz
$x(\overline{y \oplus z})$	+ xyz

Class 6:

ху	+	zxy
хy	+	zxy
хÿ	+	zxy
хÿ	+	zxy
хy	+	zxy
π y	+	zxy
π.	+	zxy
хÿ	+	zxy
yz	+	xyz
yz	+	xyz
yz	+	xyz
yź	+	x yz
yz	+	xyz
yz	+	xyz
ÿz	+	xyz
ÿź	+	x yz
xz	+	yxz
xz	+	yxz
xz	+	yxz
xz	+	<u>yxz</u>
_ xz	+	yxz
Xz	+	yxz
 xz	+	yxz
xz	+	yxz
x(y	+z)
x (+z)
x (y	+z)
x (y	+z)
x (y	+z)
x (y	+z)
x (y	+z)

 $\begin{array}{ccccc} \vec{x}(\vec{y}+\vec{z}) & \vec{y}(x+\vec{z}) & \vec{z}(\vec{x}+y) \\ y(x+z) & \vec{y}(\vec{x}+\vec{z}) & \vec{z}(x+\vec{y}) \\ y(\vec{x}+z) & z(x+y) & \vec{z}(\vec{x}+\vec{y}) \\ y(x+\vec{z}) & z(\vec{x}+y) & \\ y(\vec{x}+\vec{z}) & z(x+\vec{y}) & \\ \vec{y}(x+z) & z(\vec{x}+\vec{y}) & \\ \vec{y}(\vec{x}+z) & \vec{z}(x+y) \end{array}$

Class 7:

Class 8:	х	
	x	
	У	
	Ţ	
	Z	
	Z	
0.225	v(ute) to	
CLASS 7.	X(y+z)+yz	
	$\bar{\mathbf{x}}(\bar{\mathbf{y}}+\mathbf{z})+\bar{\mathbf{y}}\mathbf{z}$	
	$\overline{x}(y+\overline{z})+y\overline{z}$	
	$\bar{x}(\bar{y}+\bar{z})+\bar{y}\bar{z}$	
Class 10:	$xy + \overline{xz}$	$zx + \bar{z}y$
	$xy + \overline{xz}$	zx + zy
	xy + xz	$z\bar{x} + \bar{z}y$
	xy + xz	$z\bar{x} + \bar{z}\bar{y}$
	$\overline{xy} + xz$	$\overline{z}x + zy$
	$\overline{xy} + x\overline{z}$	$\overline{z}x + z\overline{z}$
	$\overline{xy} + xz$	$\overline{zx} + zy$
	$\overline{xy} + x\overline{z}$	$\overline{z}\overline{x} + z\overline{z}$
	yz + yx	
	$yz + y\bar{x}$	
	yz + yx	
	$v\bar{z} + v\bar{x}$	
	\overline{v} + vx	
	VZ + VX	
	у2 т ух 	
	yz + yx	
Class 11:

x	⊕	yz	
х	⊕	уŻ	
х	⊕	yz	
х	⊕	yz	
x	⊕	yz	
x	⊕	yz	
x	⊕	- yz	
$\bar{\mathbf{x}}$	⊕	<u>yz</u>	
У	⊕	XZ	
У	⊕	xz	
У	⊕	- xz	
У	⊕	xz	
Ţ	⊕	xz	
Ţ	⊕	xz	
Ţ	⊕	- xz	
Ţ	⊕	xz	
x@(y@z)			

z Θ xy z 🛛 xy z \oplus xy z ⊕ xy **z** ⊕ жу z ⊕ xy z ⊕ xy z ⊕ xy

Class 12:

 $x \Theta(\overline{y \Theta z})$

хФу х⊕у у**⊕**z y⊕z xθz xθz

Class 13:

Cless 14.					
CLOCC LL.	07				
	- (' L	8 C	S	- 1.7	<u> </u>

4

Class 15:

x + yz	Ϋ́ + xz
$x + y\overline{z}$	y + xz
x + yz	$\bar{y} + \bar{x}z$
$x + \overline{y}\overline{z}$	$\bar{y} + \bar{x}\bar{z}$
$\bar{\mathbf{x}}$ + yz	z + xy
$\mathbf{\bar{x}} + \mathbf{y}\mathbf{\bar{z}}$	$z + x\bar{y}$
$\bar{\mathbf{x}} + \bar{\mathbf{y}}\mathbf{z}$	$z + \bar{x}y$
$\bar{x} + \bar{y}\bar{z}$	$z + \bar{x}\bar{y}$
y + xz	z + x y
$y + x\overline{z}$	$\bar{z} + x\bar{y}$
$y + \bar{x}z$	$\bar{z} + \bar{x}y$
y + xz	$\overline{z} + \overline{x}\overline{y}$
xy + (y@z)	xz + (z)
$xy + (y\overline{\theta}z)$	xz + (z)
$x\overline{y} + (y \oplus z)$	xz + (2
$xy + (y\Theta z)$	xz + (2
xy + (yΦz)	xz + (:
$\overline{xy} + (\overline{y\Theta z})$	xz + (2
xy + (y⊕z)	
$\overline{xy} + (\overline{y \Theta z})$	
$yz + (x \Theta z)$	
$yz + (\overline{x \oplus z})$	
$y\overline{z} + (x \oplus z)$	
$yz + (\overline{x \Theta z})$	
$\overline{y}z + (x \Theta z)$	
$\overline{yz} + (\overline{x \Theta z})$	
$\overline{yz} + (x \Theta z)$	
$\overline{yz} + (\overline{x \Theta z})$	
$xz + (x \Theta y)$	
$xz + (\overline{x \Theta y})$	

+ (x@y) + (x0y) + (x⊕y) + (x@y) + (хФу) ⊢ (x⊕y)

Class 16:

$$yz + (x \oplus yz)$$

$$y\overline{z} + (x \oplus yz)$$

$$y\overline{z} + (x \oplus yz)$$

$$\overline{y}\overline{z} + (x \oplus yz)$$

 $\bar{\mathbf{x}} + \bar{\mathbf{z}}$

Class 18:

$$\mathbf{x} + (\mathbf{y} \mathbf{\Theta} \mathbf{z})$$
 $\mathbf{\bar{y}} + (\mathbf{x} \mathbf{\Theta} \mathbf{z})$ $\mathbf{x} + (\mathbf{y} \mathbf{\Theta} \mathbf{z})$ $\mathbf{\bar{y}} + (\mathbf{x} \mathbf{\Theta} \mathbf{z})$ $\mathbf{\bar{x}} + (\mathbf{y} \mathbf{\Theta} \mathbf{z})$ $\mathbf{z} + (\mathbf{x} \mathbf{\Theta} \mathbf{y})$ $\mathbf{\bar{x}} + (\mathbf{y} \mathbf{\Theta} \mathbf{z})$ $\mathbf{z} + (\mathbf{x} \mathbf{\Theta} \mathbf{y})$ $\mathbf{y} + (\mathbf{x} \mathbf{\Theta} \mathbf{z})$ $\mathbf{\bar{z}} + (\mathbf{x} \mathbf{\Theta} \mathbf{y})$ $\mathbf{y} + (\mathbf{x} \mathbf{\Theta} \mathbf{z})$ $\mathbf{\bar{z}} + (\mathbf{x} \mathbf{\Theta} \mathbf{y})$

Class	19:		$(x \Theta y) + (x \Theta z)$
			$(x \Theta y) + (\overline{x \Theta z})$
			$(\overline{\mathbf{x} \mathbf{\Theta} \mathbf{y}}) + (\mathbf{x} \mathbf{\Theta} \mathbf{z})$
			$(\overline{\mathbf{x}\mathbf{\Theta}\mathbf{y}}) + (\overline{\mathbf{x}\mathbf{\Theta}\mathbf{z}})$

Class	20:		x+y+z
			x+y+z

Class 21:

ieur 28 1972

•

•

EFR 7. 931





*

· ·